
Copyright © 2013 IBASE Technology Inc. All Rights Reserved.
4.2.7. Serial Camera Interface
Serial Camera Signals
Master clock output for CSI camera
Reference Schematic
CAM_SDA
CAM_SCL
TP3
+1.8V_VCC
R240 1K/4
TP4
R241 1K/4
CSI_D0M13
CSI_D0P13
C41
0.1UF/25V/4
J3
TECHBEST_7080K-F24N-24R
AVDD(2.8V)
1
DVDD(1.5V/NC)
3
DOVDD(2.8V/1.8V)
2
MCLK
4
PWDNh
5
SCL
6
SDA
7
PCLK
8
VSYNC
9
HSY NC
10
D2
12
RESETn
11
D3
13
D4/MDN0
14
D5/MDP0
15
D6/MCN
16
D7/MCP
17
D8/MDN1
18
D9/MDP1
19
GND
20
STROBE
21
FREX
22
VCM_VDD(2.8V)
23
VCM_GND
24
CSI_CLK0P13
CSI_CLK0M13
CSI_D1P13
CSI_D1M13
C42
0.1UF/25V/4
U6
TXS0102DCTR
OE
6
B2
1
B1
8
VCCB
7
VCCA
3
A1
5
A2
4
GND
2
CAM0_RST#13
I2C2_SCL8,13
+2.8V_VCC
+2.8V_VCC
I2C2_SDA8,13
CSI_MCLK13
CAM0_PWR#13
CAM_SCL
CAM_SDA
+1.8V_VCC
R242 1K/4
+3.3V_VCC
TP2
+1.8V_VCC
Commentaires sur ces manuels